Abstract -Three cross sections (rectangular, bullet shaped, and triangular), resulting from the fabrication process, of nanoscale In 0.53 Ga 0.47 As-on-insulator FinFETs with a gate length of 10.4 nm are modeled using in-house 3-D finite-element density-gradient quantum-corrected drift-diffusion and Monte Carlo simulations. We investigate the impact of the shape on I-V characteristics and on the variability induced by metal grain granularity (MGG), line-edge roughness (LER), and random dopants (RDs) and compared with their combined effect. The more triangular the cross section, the lower the OFF-current, the draininduced-barrier-lowering, and the subthreshold slope. The I ON /I OFF ratio is three times higher for the triangular-shaped FinFET than for the rectangular-shape one. Independent of the cross section, the MGG variations are the preeminent fluctuations affecting the FinFETs, with four to two times larger σ V T than that from the LER and the RDs, respectively. However, the variability induced threshold voltage (V T ) shift is minimal for the MGG (around 2 mV), but V T shift increases 4-fold and 15-fold for the LER and the RDs, respectively. The cross-sectional shape has a very small influence in V T and OFF-current of the MGG, LER, and RD variabilities, both separated and in combination, with standard deviation differences of only 4% among the different device shapes. Finally, the statistical sum of the three sources of variability can predict simulated combined variability with only a minor overestimation.
Impact of Cross-Sectional Shape on 10-nm Gate
Length InGaAs FinFET Performance and Variability
I. INTRODUCTION

M
ULTIGATE devices, such as FinFETs, have become one of the best substitutes in the scaling of the conventional planar CMOS technology for future technology nodes because of their ability to reduce short-channel effects. Moreover, III-V materials are being exhaustively investigated to replace Si in the n-channel multigate CMOS [1] because of their larger carrier mobility and saturation velocity [2] . As the dimensions of the semiconductor devices progressively shrink, the impact of random intrinsic sources of variability on their performance is becoming more bothersome [3] . Metal grain granularity (MGG) [4] , line-edge roughness (LER) [5] , and random dopant (RD) [7] fluctuations are the examples of major contributors to the device variability.
The FinFET performance is largely dictated by the fin geometry [8] - [10] with a cross-sectional shape affecting transistor leakage [11] and the ac performance [12] . Therefore, in this paper, we study three possible cross-sectional shapes of a 10.4-nm gate length In 0.53 Ga 0.47 As FinFET on insulator which can occur in fabrication [13] , [14] . We analyze the impact of these shapes on the performance and variability of the device. In addition, the variability induced by the MGG, LER, and RD is studied both independently and combined to assess the non-Gaussian properties of overall variability at nanoscale [6] . The III-V channel multigate transistor is selected over the Si channel because of the stronger quantummechanical confinement of the carrier transport in the channel. The investigation is carried out with 3-D density-gradient (DG) quantum-corrected (QC) [15] drift-diffusion (DD) and ensemble Monte Carlo (MC) simulations. These simulators use finite elements to create the simulation domain accurately describing 3-D geometry of the shapes of cross sections in FinFETs including rounded corners [16] .
The structure of this paper is organized as follows. Section II describes the structure and main characteristics of the FinFET devices, the simulation method, and the implementation of the different sources of variability. Section III discusses the performance and variability results for the three cross-sectional devices and, Section IV summarizes the main conclusions of this paper. 
II. METHODOLOGY A. Device Structure
We have analyzed three 10.4-nm gate length In 0.53 Ga 0.47 As FinFETs that have the same fin width (6.1 nm), equivalent oxide thickness (EOT) (0.59), cross-sectional area (92 nm 2 ), and length of the source/drain (S/D) regions (10.4 nm). Moreover, all the device structures have identical Gaussian n-type doping in the S/D (a peak value 5 × 10 19 cm −3 and a lateral straggle σ = 1.85 nm) and an uniform p-type doping (10 17 cm −3 ) in the channel. However, their fin heights (H fin ) are different (see values in Table I ) to allow for a constant cross-sectional area criterion. Both the rectangular shaped (REC), shown in Fig. 1(a) [13] , and the bullet shaped (BUL), shown in Fig. 1(b) [14] , FinFETs are designed following experimental devices that are properly scaled down [17] following the international technology roadmap for semiconductors (ITRS) [18] guidance for high-performance logic III-V multigate devices. The third considered device, the triangular shaped (TRI), presented in Fig. 1(c) , has been included for comparison purposes as an extreme cross-sectional shape architecture.
B. Simulation Method
To accurately model the cross-sectional shapes with rounded corners of these devices, the use of finite elements (FE) is essential. For that reason, our study has been carried out with in-house built 3-D FE DG QC DD and MC device simulators [2] , [15] . Both simulation tools are coupled in such a way, that QC-DD simulations are used in the subthreshold and QC-MC are utilized in the ON-region, with both simulation techniques matching at the threshold. These simulators have been extensively used for variability studies affecting different types of semiconductor devices, such as HEMTs [19] , MOSFETs [20] , FinFETs [4] , or nanowires [21] . Initially, the 3-D DD-DG simulations are calibrated for the rectangular cross-sectional device in the subthreshold at both low and high drain voltages against ballistic nonequilibrium Green's function (NEGF) simulations [22] . The calibration includes adjusting parameters in a high-field mobility model [15] and electron effective masses serving as parameters in the DG approach. The DG quantum corrections can mimic the sourceto-drain tunneling and model quantum confinement effects on carrier density [4] . the drain current has been normalized by the cross-sectional area. For an accurate study of the ON-region performance, 3-D finite-element DG-QC MC simulations were employed. The MC toolbox uses an analytic nonparabolic anisotropic model for energy dispersion in valleys, includes phonon scatterings (acoustic, nonpolar optical intravalley and intervalley, and polar optical), interface roughness, ionized impurities, piezoelectric, and alloy scattering [2] , [17] .
MGG, LER, and RD are principal sources of variability which will make each FinFET microscopically different. In the study of the MGG, we use Poisson Voronoi diagrams to generate patterns of gate metal grains. This methodology, described in detail in [24] , is able to capture the shape of the domains that grow from randomly located nucleation points as seen in real fabrication [25] . The metal used in the gate is TiN with two possible grain orientations having work-function (WF) values of 4.86 and 4.66 eV and the probabilities of occurrence of 60% and 40%, respectively. Note that the WF of the device with a uniform gate is 4.78 eV. The LER is implemented in the devices following the Fourier synthesis method, as explained in [20] . There are two parameters that characterize the LER: 1) the correlation length (CL) that describes the deformation along the x-direction of the device and 2) the root mean square (rms) height that represents the deformation in the y-direction. The RD variations are considered as random discrete dopants in the S/D regions of the device that have been placed in the nodes of the discretization mesh via a rejection technique from the device with the continuous doping [26] . In the rest of the simulation domain the doping charge remains unchanged. For each cross section and fluctuation source, we have generated an ensemble of 300 devices, each with a different MGG, LER, RD, or MGG/LER/RD (the three sources combined) distribution at both low and high drain biases, which amounts to a total of 7200 simulated configurations (300 different device configurations * four sets of variability * two values of drain bias * three device shapes).
III. CROSS-SECTIONAL IMPACT ON VARIABILITY
Initially, I D -V G characteristics for the 10.4-nm gate length In 0.53 Ga 0.47 As FinFET with either a REC, BUL, or TRI cross 
section are compared at low and high drain biases in the subthreshold (Fig. 3 ) and in the ON-region (Fig. 4) presented in Table I at a high drain bias including a comparison of ON-OFF ratios (I ON /I OFF ). The threshold voltage is calculated via a constant current criterion (I T = 7.5×10 −7 A). The same criterion is used for all the cross-sectional devices and for studies at both low and high drain voltages. The ON-current is selected as the drain current when V G = V Dsat +V Tsat and the OFF-current is extracted at V G = 0.0 V. The triangular cross-sectional transistor exhibits the best FoM in majority of the components. It has a reduced I OFF and DIBL, and a nearly ideal SS of 61 mV/dec indicating a better gate control due to the stronger quantum-mechanical confinement. Moreover, its I ON /I OFF ratio is 1.9 and 3.2 times larger than those of the bullet and the rectangular cross-sectional devices, respectively. All these attributes make the triangular cross-sectional device more suitable for digital applications. However, its larger fin height might be more challenging for fabrication. Moreover, nonrectangular fin structures may suffer from current crowding, which can deteriorate the device performance [23] .
A. Metal Grain Granularity
Once the ideal devices (not affected by any source of fluctuation) have been characterized, we evaluate the effect that different sources of variability have on their performance. With respect to the MGG, we have limited the study to devices with an average grain size (GS) of 7 nm. An in-depth study of the influence of the GS can be found in [27] . An example of a metal gate profile from the GS of 7 nm is shown in Fig. 5(a) . 2-D cuts of the electron concentration at the center of the gate (X = 0 nm) for the three shapes are shown in Fig. 5(b)-(d) , for this particular MGG profile. The electron density is spread Fig. 6 . 2-D OFF-current FSMs due to MGG variability for the three crosssectional shapes corresponding to the metal gate profiles in Fig. 5(b)-(d) at a low drain bias.
along the whole channel for the REC and BUL devices, even though the largest concentration is localized at the top of the cross section. Note that a large part of the gate profile's right-hand side has a WF value of 4.86 V [area of interest shown in a green rectangle in Fig. 5(a) ], which pushes the electron density away from that side of the device [shown in Fig. 5(b)-(d) ]. The threshold voltage is lower for the BUL than for the REC one, which is opposite to the behavior seen in the ideal devices presented in Table I . This can be explained by the larger control at the top of the gate for the BUL device in this profile. On the other hand, the electron density accumulates toward the bottom of the TRI cross-sectional device, and it is significantly reduced at the narrow top due to the strong quantum confinement.
The question of what physically occurs under the influence of the MGG, is answered by generating fluctuation sensitivity maps (FSMs) for all the three cross-sectional devices. These maps, first introduced and described in [28] , graphically assess how sensitive a certain FoM is to the WF value present on different parts of the gate. Fig. 6 shows the 2-D I OFF FSM for the REC, BUL, and TRI FinFETs at a low drain bias of 0.05 V. Note that, the lighter/darker the color, the more/less sensitive a region of the gate is to the MGG variability. The top (TG) and bottom (BG) of the gate are indicated both in this figure and in Fig. 5(a) . The source/gate end (X = −5.2 nm), the middle of the gate (X = 0 nm), and the drain/gate end (X = 5.2 nm) are also shown.
In the rectangular-shaped FinFET, the grains located in the side-walls of the gate are the most influential, whereas those placed on the TG have a much lower sensitivity due to the 11-nm thick layer of oxide over the channel [as seen in the schematic of the device in Fig. 1(a) ] that is also present in the fabricated device [13] . In the BUL and TRI devices, the thickness of the oxide layer in top of the channel is scaled down to 1.48 nm (the EOT is 0.59 nm). This explains why for the bullet-shaped FinFET, the TG and its proximity are the most sensitive regions to variations in the MGG. In the TRI device, the metal grains occupying both the BG and the side-walls of the gate are dominant contributors to the I OFF variations, due to the larger quantum confinement at the top. Finally, note that, independently of the cross section, there is not a perfect symmetry in the sensitivity seen from the TG to both BGs (as one would have expected), due to the random nature of the Voronoi generated metal grains [28] . However, the conventional variability figures (as for instance the standard deviation) are not able to capture these behavioral differences between the cross-sectional shapes. The OFF-current variability for the triangular device (σ log[I OFF (A)] = 0.420 at high drain bias) is only 1% and 5% larger than those of the BUL and REC devices, respectively. Fig. 7 shows a comparison of the V T standard deviation due to the three analyzed sources of variability as a function of the drain bias and the crosssectional shape. For the MGG, σ V T (around 32 mV) is practically independent of the cross section and the drain bias, exhibiting the differences of only 4% between the different shapes.
B. Line-Edge Roughness
When studying the influence of the LER, we have limited the analysis to devices with a CL of 10 nm and an rms height of 0.8 nm, considering uncorrelated fin edge roughness variations. These values were chosen to represent the ones observed in experimental devices [27] . Fig. 8(a) and (b) shows the current density in the transport direction for two bulletshaped FinFETs that produce the maximum and minimum threshold voltage, respectively. Note that in both extreme cases the main deformations occur in the gate region, where they are most influential, either via a widening of the device channel (as seen in the device that shows the minimum V T ) or via a transversal displacement (as displayed for the minimum V T device) that will reduce the electron concentration in that region. The OFF-current and threshold voltage variabilities due to LER are around four times smaller than those due to the MGG and completely unaffected by the cross-sectional shape (σ log[I OFF (A)] = 0.106 and σ V T = 7.56 mV at a high drain bias for the TRI device). On the other hand, the V T variability due to LER increases with the drain bias as seen in Fig. 7 , the increments ranging between 17% for the TRI device to 24% for the REC one.
C. Random Dopants
With respect to the RD variability, Fig. 9 shows an example of the potential profile generated by a specific distribution of the RDs inside the channel of the rectangular cross-sectional device at the threshold when the applied drain voltage is 0.6 V and V G = V T . Fig. 10 shows the OFF-current on a logarithmic scale versus the number of RDs for the three crosssectional shapes. The insets plot the distribution of the I OFF (top-left corner of Fig. 10 ) and the RDs number distribution (bottom-right corner Fig. 10 ). The actual number of dopants in a particular simulated device is randomly chosen from a Poisson distribution that will have a mean value product of the n-type doping concentration by the channel area of the simulated FinFET (a mean doping concentration is created by around 50 dopants). Unlike for LER and MGG, the OFF-current RD variability weakly depends on the crosssectional shape, with a σ log(I OFF ) for the TRI FinFET (0.267 at a high drain bias) by 5% and 12% larger than those of the BUL and REC devices, respectively. The RD threshold voltage fluctuations are around 2.1 times smaller than those of the MGG, as seen in Fig. 7 . For the REC device, σ V T is marginally lower than those of the other two cross sections.
D. Combined Variability
Once the impact of the three sources of variability has been separately evaluated, their combined effect was again studied via an ensemble of 300 different devices. Fig. 11 shows (from top to bottom) the distribution of V T due to variability induced by MGG, LER, RDs, and their combination (COMB) for the rectangular device at a low drain bias. The standard deviation of the distribution and the threshold voltage shift (V s T ) are also presented in this figure. V T has been calculated as the difference between the mean of the statistical sample (<V T >) and the value of the magnitude for an ideal device (V T −ideal ). Results show that while the threshold voltage shift is very small for the MGG variability (2 mV), it substantially increases for the other sources of variability, being 4 and 15 times larger for the LER and the RDs, respectively. The statistical sum of the three sources of variability has the following V T standard deviation:
and a cumulative threshold voltage shift given by
The full simulations of the three sources of variability combined give V T = 36 mV, a value 10% lower than the one predicted by (2) . However, (1) can anticipate the standard deviation of the combined variability with an overestimation of only 4%. This is also valid for the other two cross-sectional devices as shown in Table II [see the column σ V T obtained from (1) ]. The table demonstrates the immunity of I OFF and V T combined variability to cross-sectional shape (as seen before in the independent study of the three variability sources). Note that the more triangular the cross section, the larger the V T distribution range (difference between the highest and lowest distribution values), as seen in Table II . Finally, there is an impact of the shape on the SS variability. The TRI device is more resilient with a σ SS 12% lower than that of the REC cross section.
IV. CONCLUSION
We have analyzed the impact that the cross-sectional shape has on the performance and variability affecting the 10.4-nm gate length In 0.53 Ga 0.47 As FinFET. The TiN MGG, the LER, and the RD variations have been assessed for three crosssectional shapes (rectangular, bullet shaped, and triangular) in the subthreshold region. Both the REC and the BUL devices were created following the appropriate scaling (via the ITRS) of experimental devices, and the triangular device (TRI) was chosen as an extreme case. We have demonstrated that the TRI cross-sectional device has a better gate control, presenting a reduced I OFF , DIBL, and SS (nearly ideal) and a significant larger I ON /I OFF ratio than that of the other device shapes. Therefore, the triangular cross-sectional FinFET is more suitable for digital applications although, it is worth mentioning that its larger fin height will be more challenging for process fabrication. There is an immunity of the MGG, LER, and RD variability affecting FinFETs to the cross-sectional shape, with changes in the V T and I OFF standard deviations of only 4% between the different device shapes, although both the electron distribution and the sensitivity (FSM) inside the device were quite different. This resilience to the variability is essential for the future development of sub-10-nm technology nodes because it will allow larger deviations in cross-sectional shapes during the fabrication process.
The MGG variations (7 nm GS) are the dominant source affecting FinFETs with the three analyzed cross sections, with a V T standard deviation four times and two times higher than that of the LER (CL = 10 nm and rms = 0.8 nm) and the RDs, respectively. However, the variability induced V T shift is much smaller for MGG (2 mV) than for the LER (8 mV) and the RDs (30 mV). Finally, we have shown that the statistical sum of the three sources of variability is still an accurate method to foresee their combined, more realistic variability (combined σ V T is ∼ 36 mV independently of the cross-sectional shape) despite the deep nanoscale dimensions of transistors, which increases variability coupling effects, giving only a 4% overestimation.
